8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER


- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 100% Compatible with 8155 and 8156
- B 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports

- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/
- Compatible with 8085AH, 8085A and 8088 CPU
- m Multiplexed Address and Data Bus
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-Channel, depletion load, silicon gate technology (HMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.



8155H/8155H-2	ČĒ,	0156H/0156H-2	-	CE	

Figure 1. Block Diagram

PC.	ď	1	~~~	40	⊃ v _{cc}
PC.	Н	2		39	D PC,
TIMERIN	Н	3		38	PC,
RESET	Б	4		37	PC ₀
PC ₅	Б	5		36	□ РВ,
TIMER OUT	Б	6		35	PB ₆
	Б	7		34	D PB ₅
CÉ OR CE	d	8		33	J PB₄
RD	d	9		32	D PB₃
WR	d	10	8155H/ 8156H	31	D P8₂
ALE	d	11	8155H-2/	30	D P8,
AD ₀	d	12	8156H-2	29	⊒ PВ₀
AD,	C	13		28	□ PA,
AD ₂	d	14		27	□ PA ₆
AD ₃	d	15		26	PA,
AD.	d	16		25	PA.
AD ₅	d	17		24	PA3
AD ₆	d	18		23	PA ₂
AD,	d	19		22	PA,
Vss	d	20		21	D PA₀
					,

Figure 2. Pin Configuration

PC ₃	1	\sim	40	D V _{CC}
PC.4 [2		39] PC,
TIMER IN	3		38	D PC,
RESET C	4		37	□ PC _U
PC ₅	5		36	□ PB,
TIMER OUT	6		35	□ PB ₆
юм 🗆	7		34	J PB ₅
ĊĒ OR CE • □	8		33	J PB₄
BD □	9		32	☐ PB ₃
WR 🖺	10	8155H/ 8156H	31	D 198₂
ALE [11	8155H-2/	30	D P8,
AD ₀	12	8156H-2	29	□ PB。
AD, [13		28	₽A,
AD, [14		27	PA ₆
AD,	15		26	₽A ₅
AD,	16		25	□ PA.
AD ₅	17		24	PA ₃
AD ₆	18		23	□ PA ₂
AD, C	19		22	D PA,

Table 1 Die Description

Symbol	Type	Name and Function
RESET	f	Reset: Pulse provided by the 8085AH to initialize the system (connect to 8085AH RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be two 8085AH clock cycle times.
AD ₀₋₇	1/0	Address/Data: 3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the 8155H/56H on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/M input. The 8-bit data is either written into the chip or read from the chip, depending on the WR or RD input signal.
CE or CE	1	Chip Enable: On the 8155H, this pin is CE and is ACTIVE LOW. On the 8158H, this pin is CE and Is ACTIVE HIGH.
RD	ı	Read Control: Input low on this line with the Chip Enable active enables and AD ₀₋₇ buffers. If IO/M pin is low, the RAM content will be read out to the AD bus. Other wise the content of the selected I/O port or command
WA	i	Write Control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register, depending on IO/M.
ALE	1	Address Latch Enable: This control signal latches both the address on the AD _{0−7} lines and the state of the Chip Enable and IO·M into the chip at the falling edge of ALE
IO/M	ī	I/O Memory: Selects memory if low and I/O and command/status registers if high.
PA ₀₋₇ (8)	ŀO	Port A: These 8 pins are general purpose I/O pins. The infout direction is selected by programming the command register.
PB ₀₋₇ (8)	ł/O	Port B: These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
PC ₀₋₅ (6)	lr O	Port C: These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC ₀₋₅ are used as control signals, they will provide the following. PC ₀ — A INTR (Port A Interrupt) PC ₁ — ABF (Port A Buffer Full) PC ₂ — A STB (Port A Strobe) PC ₃ — B INTR (Port B Buffer Full) PC ₄ — B BF (Port B Buffer Full) PC ₅ — B STB (Port B Strobe)
TIMER IN	1	Timer Input: Input to the counter-timer.
TIMER OUT	O	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
v _{cc}		Voltage: - 5 volt supply
V _{SS}		Ground: Ground reference

FUNCTIONAL DESCRIPTION

The 8155H/8156H contains the following:

- 2k Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports -PA & PB and one 6-bit I/O port -PC
- 14-bit timer-counter

The IO/M (IO/Memory Select) pin selects either the five registers (Command, Status, PAo-7, PBo-7, PCo-5 or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input CE or CE, and IO/M are all latched on-chip at the failing edge of ALE.




Figure 3. 8155H/8156H Internal Registers

ČĒ (0168H)

RD OR WR

OR CE (8158H)

NOTE: FOR DETAILED TIMING INFORMATION, SEE FIGURE 12 AND A.C. CHARACTERISTICS.

Figure 4. 8155H/8156H On-Board Memory Read/Write Cycle

Figure 6. Status Register Bit Assignment

INPUT/OUTPUT SECTION

The I/O section of the 8155H/8156H consists of five registers: (See Figure 7.)

 Commend/Status Register (C/S) — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the ADo-7 lines.

- PA Register This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode i See timing diagram. The I/O pins assigned in relation to this register are PA_{0.7}. The address of this register is XXXXX001.
- PB Register This register functions the same as PA Register. The I/O pins assigned are PBo-7 The address of this register is XXXXX010.
- PC Register This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD₂ and AD₃ bits of the C/S register.

When PC₀₋₅ is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4., the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STB	Input Control	Input Control




Figure 7. I/O Port and Timer Addressing Scheme

Figure 8 shows how I/O PORTS A and B are structured within the 8155H and 8156H:




Figure 8. 8155H/8156H Port Functions

PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation with the Chip Enable active and IO/ $\overline{M}=1$. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit; $\sin(10-5)$ for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.




Figure 5. Command Register Bit Assignment

Table 2. Port Control Assignment

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR : Port A Interrupt	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF Port A Buffer Full	A BF Port A Buffer Full
PC2	Input Port	Output Port	A STB Port A Strobe	A STB (Port A Strobe)
PC3	Input Port	Output Port	Output Port	B INTR Port B Interrupt
PC4	Input Port	Output Port	Output Port	B BF : Port B Buffer Full
PC5	Input Port	Output Port	Output Port	B STB (Port B Strobe)

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

The outputs of the 8155H/8156H are "glitch-free" meaning that you can write a "1" to a bit position that was previously "1" and the level at the output pin will not change.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the 8155H/56H is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of PORT C are structured like the diagram above in the simple input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Figure 9 shows how the 8155H/8156H I/O ports might be configured in a typical MCS-85 system.




Figure 9. Example: Command Register = 00111001

TIMER SECTION

The timer is a 14-bit down-counter that counts the TIMER IN pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register. (See Figure 7.)

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time. by selecting the timer addresses. Bits 0-13 of the high order count register will specify the length of the next count and bits 14-15 of the high order register will specify the timer output mode (see Figure 10). The value loaded into the count length register can have any value from 2H through 3FFH in Bits 0-13.




Figure 10. Timer Format

There are four modes to choose from: M2 and M1 define the timer mode, as shown in Figure 11.




Figure 11. Timer Modes

Bits 6-7 iTM2 and TM31 of command register contents are used to start and stop the counter. There are four commands to choose from:

TM₂ TM₁

0	0	NOP - Do not affect counter operation.
0	1	STOP — NOP if timer has not started; stop counting if the timer is running.

0 STOP AFTER TC — Stop immediately after present TC is reached (NOP) if timer has not started.

START — Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you <u>must</u> issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second flow half-cycle, as shown in Figure 12.




Figure 12. Asymmetrical Square-Wave Output
Resulting from Count of 9

The counter in the 8155H is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the C/S register.

Please note that the timer circuit on the 8155H/8156H chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by twos twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 (binary; or 2 (decimal). IFor the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8085AH be used.) After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

- 1 Stop the count
- 2. Read in the 16-bit value from the count length registers
- 3. Reset the upper two mode bits
- 4. Reset the carry and rotate right one position all 16 bits through carry
- If carry is set, add 1/2 of the full original count (1/2 full count — 1 if full count is odd).

Note. If you started with an odd count and you read the count length register before the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155H/56H always counts out the right number of pulses in generating the TIMER OUT waveforms.

8085A MINIMUM SYSTEM CONFIGURATION

Figure 13a shows a minimum system using three chips, containing:

- 256 Bytes RAM
- 2K Bytes ROM
- 38 I/O Pins
- 1 Interval Timer
- 4 interrupt Levels




Figure 13a. 8085AH Minimum System Configuration (Memory Mapped I/O)



8088 FIVE CHIP SYSTEM

Figure 13b shows a five chip system containing:

- 1.25K Bytes RAM
- 2K Bytes ROM

- 38 I/O Pins
- 1 Interval Timer
- 2 Interrupt Levels




Figure 13b. 8088 Five Chip System Configuration



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +70°C	,
Storage Temperature65°C to +150°C	
Voltage on Any Pin	
With Respect to Ground0.5V to +7V	1
Power Dissipation 1.5W	1

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V ± 10%)

Parameter	Min.	Max.	Units	Test Conditions
Input Low Voltage	-0.5	0.8	٧	
Input High Voltage	2.0	V _{CC} +0.5	٧	
Output Low Voltage		0.45	٧	loL = 2mA
Output High Voltage	2.4		٧	l _{OH} = -400μA
Input Leakage		±10	μΑ	OV & VIN & VCC
Output Leakage Current		± 10	μΑ	0.45V ≤ V _{OUT} ≤ V _{CC}
V _{CC} Supply Current		125	mA	
Chip Enable Leakage 8155H		+100	μΑ	0V ≤ V _{IN} ≤ V _{CC}
	Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Input Leakage Output Leakage Output Leakage Current V _{CC} Supply Current Chip Enable Leakage	Input Low Voltage -0.5 Input High Voltage 2.0 Output Low Voltage Output High Voltage 2.4 Input Leakage Output Leakage Output Leakage Current V _{CC} Supply Current Chip Enable Leakage 8155H	Input Low Voltage -0.5 0.8 Input High Voltage 2.0 V _{CC} +0.5 Output Low Voltage 0.45 Output High Voltage 2.4 Input Leakage ±10 Output Leakage Current ±10 V _{CC} Supply Current 125 Chip Enable Leakage 8155H +100	Input Low Voltage

A.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 10\%$)


		8155H	/8156H	8155H-2	/8156H-2	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
†AL	Address to Latch Set Up Time	50		30		ns
1LA	Address Hold Time after Latch	80		30		ns
tLC	Latch to READ/WRITE Control	100		40		ns
^t RD	Valid Data Out Delay from READ Control		170		140	ns
†AD	Address Stable to Data Out Valid		400		330	ns
tLL	Latch Enable Width	100		70		ns
[†] ADF	Data Bus Float After READ	0	100	0	80	ns
tc ı	READ/WRITE Control to Latch Enable	20		10		ns
tcc	READ/WRITE Control Width	250		200		ns
tow	Data In to WRITE Set Up Time	150		100		ns
twD	Data In Hold Time After WRITE	25		25	İ	ns
tRV	Recovery Time Between Controls	300		200		ns
twp	WRITE to Port Output		400		300	ns
tpp	Port Input Setup Time	70		50		ns
tRP	Port Input Hold Time	50		10		ns
t _{SBF}	Strobe to Buffer Full		400		300	ns
t _{SS}	Strobe Width	200		150		ns
t _{RBE}	READ to Buffer Empty		400		300	ns
tsı	Strobe to INTR On		400		300	ns

intel


A.C. CHARACTERISTICS (Continued) (TA = 0°C to 70°C, VCC = 5V ± 10%)

		8155H	/8156H	8155H-2	/8156H-2	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
^t RDI	READ to INTR Off		400		300	ns
tpss	Port Setup Time to Strobe Strobe	50		0		ns
†PHS	Port Hold Time After Strobe	120		100		ns
1SBE	Strobe to Buffer Empty		400		300	ns
twar	WRITE to Buffer Full		400		300	ns
twi	WRITE to INTR Off		400		300	ns
tTL	TIMER IN to TIMER OUT LOW		400		300	ns
t _{TH}	TIMER-IN to TIMER-OUT High		400		300	ns
†ADE	Data Bus Enable from READ Control	10		10		ns
t ₁	T!MER-IN Low Time	80		40		ns
t ₂	TIMER-IN High Time	120		70		ns


A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT




WAVEFORMS




WAVEFORMS (Continued)








intel

WAVEFORMS (Continued)









And the second s

- 256 Word x 8 Bits
- Single +5V Power Supply
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8 Bit I/O Ports

- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/
- Compatible with 8085A and 8088 CPU
- Multiplexed Address and Data Bus
- 40 Pin DIP

The 8155 and 8156 are RAM and I/O chips to be used in the 8085A and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085A CPU. The 8155-2 and 8156-2 have maximum access times of 330 ns for use with the 8085A-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.




Figure 1. Block Diagram

*: 8155 /8155-2 = CE, 8156 /8156-2 = CE




Figure 2. Pin Configuration

AND THE CONTRACT OF THE PARTY O

intel

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin	
With Respect to Ground ,	. ,0.5V to +7V
B	1.5\W

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0°C to 70°C; VCC = 5V ± 5%)


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	
VIL	Input Low Voltage	-0.5	0.8	٧		
ViH	Input High Voltage	2.0	V _{CC} +0.5	V		
VOL.	Output Low Voltage		0.45	V	I _{OL} = 2mA	
Voн	Output High Voltage	2.4		V	i _{OH} = -400μA	
hL	Input Leakage		±10	μΑ	OV € VIN € VCC	
LO	Output Leakage Current		± 10	μА	0.45V < VOUT < VCC	
lcc	V _{CC} Supply Current		180	mA		
I _{IL} (CE)	Chip Enable Leakage					
	8155 8156		+100 -100	Αنب Α بب	0V ≤ VIN ≤ VCC	



A.C. CHARACTERISTICS (TA = 0°C to 70°C; VCC = 5V ± 5%)


		8155/8156		8155-2/8156-2		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNITS
¹ AL	Address to Latch Set Up Time	50		30		ns
†LA	Address Hold Time after Latch	80		30		ns
tLC	Latch to READ/WRITE Control	100		40		ns
t _{RD}	Valid Data Out Delay from READ Control		170		140	ns
†AD	Address Stable to Data Out Valid		400		330	ns
tLL	Latch Enable Width	100		70		ns
t _{RDF}	Data Bus Float After READ	0	100	0	80	ns
tCL	READ/WRITE Control to Latch Enable	20		10		ns
tcc	cc READ/WRITE Control Width			200		ns
t _{DW}	W Data In to WRITE Set Up Time			100		ns
twp	Data In Hold Time After WRITE			25		ns
t _{RV}	Recovery Time Between Controls	300		200		ns
twp	WRITE to Port Output		400		300	ns
tpR	Port Input Setup Time	70		50		ns
tRP	Port Input Hold Time	50		10		ns
^t seF	Strobe to Buffer Full	-	400		300	ns
tss	Strobe Width	200		150		ns
^t R8E	READ to Buffer Empty		400		300	ns
tşı	Strobe to INTR On		400		300	ns
^t ROI	READ to INTR Off		400		300	ns
t _{PSS}	Port Setup Time to Strobe Strobe	50		0		ns
^t PHS	Port Hold Time After Strobe	120		100		ns
t _{SBE}	Strobe to Buffer Empty		400		300	ns
twar	WRITE to Buffer Full		400		300	ns
^t wı	WRITE to INTR Off		400		300	ns
t _{TL}	TIMER-IN to TIMER-OUT Low		400		300	ns
^t TH	TIMER-IN to TIMER-OUT High		400		300	ns
^t RDE	Data Bus Enable from READ Control	10	T	10	T	ns
t ₁	TIMER-IN Low Time	80	1	40	1	ns
t ₂	TIMER-IN High Time	120	1	70	1	ns

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT

Commence of the second






8185/8185-2 1024 x 8-BIT STATIC RAM FOR MCS-85*

- Multiplexed Address and Data Bus
- Directly Compatible with 8085A and IAPX 88 Microprocessors
- **Low Operating Power Dissipation**
- Low Standby Power Dissipation
- m Single +5V Supply
- High Density 18-Pin Package


The Intel® 8185 is an 8192-bit static random access memory (RAM) organized as 1024 words by 8-bits using N-channel Silicon-Gate MOS technology. The multiplexed address and data bus allows the 8185 to interface directly to the 8085A and IAPX 88 microprocessors to provide a maximum level of system integration.

The low standby power dissipation minimizes system power requirements when the 8185 is disabled.

The 8185-2 is a high-speed selected version of the 8185 that is compatible with the 5 MHz 8085A-2 and the 5 MHz iAPX 88.







AD ₀ -AD ₇	ADORESS/DATA LINES
As, As	ADDRESS LINES
CS	CHIP SELECT
Œ;	CHIP ENABLE (IO/M)
CE,	CHIP ENABLE
ALE	ADDRESS LATCH ENABLE
WR	WRITE ENABLE

Figure 2. Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Petent Licenses are Implied OMTEL CORPORATION, 1980

AFN-01230C